Abstract-A distributed networked method for load sharing of parallel converters is proposed. Using consensus-voting protocols, the need for a master converter or a central controller is eliminated. The proposed modular structure does not require a priori knowledge of the number of active converters, which makes it a viable option for a plug-and-play operation. The voltage regulation at the desired set point and the consensus of the per-unit currents are analytically proven for the steady-state conditions. Moreover, in the absence of a centralized controller, measuring output voltages of each converter individually can lead to a measurement mismatch. The effect of this voltage mismatch on the controller performance is analyzed, and a solution is provided. Experimental results verify the proposed distributed control method using a parallel four-converter system and show its efficacy in response to changes in operational conditions and its resiliency against the loss of converters or communication links.
I. INTRODUCTION
P ARALLEL dc-dc converters are used in high-performance low-voltage applications since they reduce component stress, improve reliability and availability through structural redundancy, accommodate high-conversion ratio, reduce voltage ripple through interleaving of switching patterns, and simplify thermal management [1] - [4] . The lower rating of dc-dc modules provides the designer with more freedom in component selection [5] , [6] . A circuit-theoretic overview of paralleling mechanism is presented in [3] . Improper load sharing can lead to the converter overloading and overheating, which decreases the system reliability and can eventually lead to the failure of the overall system. Therefore, the main control objective in parallel converters is to ensure proper current sharing among participating converters and regulate the output voltage. Current sharing mechanisms can be generally classified into two main categories: droop techniques and active sharing methods. The authors are with the Department of Electrical Engineering, The University of Texas at Arlington, Arlington, TX 76019 USA (e-mail: seyedali. moayedi@mavs.uta.edu; vahidreza.nasirian@mavs.uta.edu; lewis@uta.edu; davoudi@uta.edu).
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The conventional droop mechanism adds a virtual resistance to the output characteristic of the individual converters; the converter voltage drops as its load increases. The performance of the droop mechanism can be improved by monitoring the circulating current [7] , additional hysteresis controller [8] , or feedforward control [9] . Droop techniques passively share the load current and enjoy a modular design. However, they require a tight voltage regulation to properly distribute load current; otherwise, it can potentially overload a converter [7] . Active sharing techniques have received more attention, e.g., master-slave [1] , [4] , [10] , [11] circular chain [12] - [14] , common duty ratio [15] - [17] , and sensorless current mode [18] techniques. The goal is to share the load among different converters proportional to their current ratings or, equivalently, to equalize the per-unit currents, which is referred to as the proportional load sharing.
The master-slave method is widely adopted in the literature [1] , [4] , where a single converter (master) regulates the output voltage while the other converters (slaves) follow the master current. With identical converters, the master can produce the duty command and relay that to other converters [15] - [17] , e.g., through RF transmission [10] . Despite simplicity, the common duty ratio is susceptible to converters' parameter or input voltage mismatch. The master converter exposes a single point of failure in such structures. Alternatively, more than one controller generate the current reference in multimaster systems, thus improving system reliability [11] . A masterless approach is introduced in [12] - [14] , where the converters are linked through a communication chain. Every converter attempts to follow the average of its adjacent currents. Despite reliability improvement, scalability is not straightforward. Sensorless methods save cost by using voltage rather than current measurements for load sharing [18] - [20] , but they also add to the controller complexity and are susceptible to parametric uncertainties.
From the control perspective, parallel multimodule dc-dc converters can be considered as networked multiagent systems where central, local (decentralized), or distributed control tools are applicable. Master-slave configurations are examples of centralized controllers. Central controllers consider the whole system as a single controllable entity. They act on the systemwide information and can provide a global reference point that simplifies the controller functionality. They, however, generally expose a single point of failure, require high connectivity, require a priori knowledge for the number of converters, and cannot provide a desired plug-and-play framework. Moreover, sometimes the complete state information is not available to the central controller due to physical restrictions (limited sensory) However, the exchange of information, even limited, can help shape the global reference signals and ensure that modules share a common control objective. Communication among converters is shown to be useful for switching interleaving, health monitoring, or modular reconfiguration purposes [5] . Moreover, the local controllers cannot adequately adapt to the changes in the system-level (global) information and objectives [17] , [21] .
In a distributed control framework, each unit communicates with neighbor units locally, hence utilizing the strengths of both centralized and local (decentralized) controllers. The distributed control is inspired by natural phenomena, where every agent makes its decision based on the behavior of its neighbors. The distributed nature of parallel converters naturally lends itself to distributed control techniques. Cooperative systems on directed graphs have received significant attentions in the literature [22] . Distributed cooperative control has been emerging for both ac [23] , [24] and dc Microgrids [25] , [26] . The distributed current sharing scheme in [27] and [28] features a multimaster structure; however, only a single master is active, and the rest are reserved for backup. The effective master controller produces a reference current which is then passed to other controllers through a communication network. A communication bus is spanned across all converters in [29] to propagate current reference signals. This approach requires a high bandwidth communication network and is susceptible to a global loss, in case of a communication failure.
In this paper, a consensus protocol on converter currents, cascaded with local voltage controllers, ensures proper current sharing and output voltage regulation while employing a sparse communication graph and limited information exchange among active modules. The salient contributions of this paper are as follows.
1) Using cooperation among participating converters, the load current is shared among parallel converters proportional to their current ratings. 2) The proposed controller is fully distributed; it uses a sparse communication network to exchange data between participating modules. The notions of master and slave converters are no longer relevant; all converters have the same priority. Moreover, reliability concerns due to the presence of a single point of failure in a centralized controller are avoided.
3) The proposed current controller (CC) is robust against physical (i.e., converter) and cyber (i.e., communication link) failures, so long as the remaining communication graph has a spanning tree. Also, it does not need a priori knowledge of (or knowledge update for) the number of converters. Therefore, this method provides a plug-andplay environment for participating converters. 4) Existing methods assume identical output voltage reading for all converters. In practice, the component tolerance can lead to a mismatch in measured output voltages. A distributed voltage estimator (VE) is proposed which dynamically estimates the average of the measured voltages for all converters. This harmonious voltage feedback is shown to improve the controller performance. The rest of this paper is outlined as follows. In Section II, the preliminary of graph theory is explained. In Section III, the proposed distributed current sharing is discussed. Section IV provides the overall dynamic model and shows the efficacy of the proposed voltage regulation and current sharing procedures. Section V considers the effect of mismatch in measured output voltages for different converters and proposes a VE scheme to address this issue. The proposed CC and VE are experimentally verified in Section VI. Section VII concludes this paper.
II. PRELIMINARY OF GRAPH THEORY
A distributed cooperative control system composes several control plants interconnected through a sparse communication network. Network sparsity implies that each controller communicates with only a few other controllers (referred to here as neighbors), who are directly connected. This interlinked physical control structure can be mapped to a graphical model, where the controllers are represented by nodes and each communication link is shown as an edge, as shown in Fig. 1 .
The direction of the information flow in each link specifies the corresponding edge direction. A graph is called undirected if all edges are bidirectional. Otherwise, it is called a directed graph (or digraph). If node i receives information from node j, then node j is called a neighbor of node i on the graph. N i represents the set of all neighbors of node i. Individual weights can be assigned to the communication links. For example, a ij is the data transfer weight from node j to node i. Accordingly, the adjacency matrix is defined to carry these communication weights
where N is the number of nodes on the graph. It should be noted that a ij > 0 if node i receives data from node j. Otherwise, a ij = 0.
The in-degree matrix D in = diag{d ii } ∈ R N ×N is a diagonal matrix whose elements are the in-degrees of the nodes, i.e., the row sums of the adjacency matrix A,
By definition, the row sum of the in-degree matrix equals that of the adjacency matrix, and thus,
T is a right eigenvector of L with the associated eigenvalue λ 1 = 0. For a digraph, the out-degree of any node i is the column sum for the column i of the adjacency matrix. The Laplacian matrix is balanced if the indegree of each node matches its out-degree. Equivalently, all column sums of a balanced Laplacian matrix are zero.
A graph is said to have a spanning tree if it contains a root node, from which there exists at least a directed path to every other node. It can be shown that, if a graph has a spanning tree, λ 1 = 0 is a simple or nonrepeated eigenvalue of L. Therefore, rank(L) = N − 1, and 1 ∈ Null(L). In other words, the only solution to Lx = 0 is x = c1, where c is a constant. This plays a key role in the analysis of distributed cooperative systems. If x is the output variable vector for a distributed system, the cooperative control strategies are typically devised such that Lx = 0 in the steady state. Accordingly, x = c1, which implies the global convergence of all local variables, i.e., elements of x. This global convergence is called consensus in the control literature [23] - [26] , [30] .
III. DISTRIBUTED CONTROL METHOD
The control objectives are the voltage regulation of the common bus (where the load is connected) and the proportional load sharing. Due to manufacturing tolerance, thermal variations, and aging phenomena, if all converters use an identical voltage set point, the per-unit supplied currents could still differ. Thus, the voltage set points need to be dynamically adjusted on individual converters to improve the load sharing. Therefore, voltage correction terms, δv i in Fig. 2 , need to be locally generated for each converter. Two points are needed for the voltage correction terms: 1) They should be current dependent, and 2) when per-unit currents of all converters match, all the correction terms should be zero. The latter condition is essential to provide a tight voltage regulation. 
A. Current Sharing via Voltage Tuning
where a ij is the (i, j) entry of the graph adjacency matrix A.
, where I rated i is the rated current of converter i. Equivalently,
i.e., the voltage correction term accounts for the deviation of the local per-unit current i pu i from the weighted average of neighbors' per-unit currents. For example, when δv i > 0, the converter at node i supplies less per-unit current than the average of its neighbors, and thus, the controller should increase its local voltage set point to draw in more current. It should be noted that (5) satisfies the conditions set previously; first, it is current dependent, and second, if all per-unit currents match, all voltage correction terms go to zero. Consequently, all local voltage set points converge to the global reference voltage, i.e., for all i, lim t→∞ v *
The inner loop is a conventional proportional-integral (PI) voltage controller that adjusts the local duty ratio d i . It will be shown in Section IV that the proposed methodology satisfies both the voltage regulation and proportional load sharing in the steady state.
B. System-Level Modeling
The deployment of the proposed controller requires a timeinvariant model of dc-dc converters. Average-value modeling is a well-known tool in this regard [31] , [32] . The transfer functions from any input variable perturbation to any output variable perturbation can be found using the conventional circuit theory. Since parallel buck converters are prevalent in the literature [4] , [10] , [11] , [19] , [27] , the controller performance is studied for buck converters. The proposed method, however, is general and applicable to different converter systems.
The small-signal averaged model of a buck converter [31] is shown in Fig. 3 . The dc value and the small-signal variation of variable x are represented by X andx, respectively. The averaged model of parallel buck converters can be assembled using the building block in Fig. 3 . If the converter duty cycles are considered as the control variables and the output voltage and currents are considered as the output variables, then the averaged model of parallel converters is shown in Fig. 4 . Using this model, transfer functions from the control variablesd i to the output variables are found. G vd i is the transfer function from the control variable of converter i,d i , to the output voltagev
where
, and Y C i are the input dc voltage, output inductor impedance, and output capacitor admittance of converter i, respectively. R is the load resistance. Accordingly, the transfer-function matrix G vd (s) from duty cycles to the output voltage can be written as
The transfer functions 
The transfer functions G i j d i (s) from the duty cycle of converter i,d i , to the output current of converter j,î j (i = j), can be derived as
Thus, for N parallel converters, the transfer-function matrix from duty cycles to the output currents, G id (s), can be written as
One can define (14) or equivalently, in the matrix format,
where D in and L are the in-degree and Laplacian matrices of the communication graph. One can write (15) in the frequency 
Thus,
Accordingly, the overall block diagram is shown in Fig. 5 , where the diagonal matrix of G vc (s) is the voltage controller matrix, i.e., G vc = diag{G vc i }. This model can be used for controller design and dynamic/static performance evaluation.
IV. CONTROLLER DYNAMIC/STATIC ANALYSIS

A. Controller Dynamics
As shown in 
where K(s) ∈ R N ×N is the basic transfer function of the system. Using (9), (13) , and (18), transfer functions from the input V ref to the outputs V and I can be derived
are the global voltage and current transfer functions of the system, respectively.
B. Design Guidelines
For a multiconverter system, the converter dynamics and their voltage controllers are given, i.e., G vc , G vd , G id , and I rated are known. Thus, the communication graph structure and link weights or, equivalently, the adjacency matrix are the design parameters that determine the Laplacian matrix L and the basic system dynamics based on (18) . The graph should contain at least a spanning tree with a balanced Laplacian matrix. Extra terms appear in the output currents dynamics from the additional term G id in (19) . Similarly, G vd adds extra dynamics to the output voltage because of (20) . Thus, the poles of the two transfer functions G id and G vd are the fixed poles of the system. However, the remaining system poles can be assigned by tuning the link weights a ij to shape the system's transient response. The authors have provided design guidelines for the communication networks in power electronics-based systems in [33] . In general, the communication weights should be tuned to provide Laplacian matrix eigenvalues that are fast enough to facilitate information exchange faster than the converters' dynamics.
The design can accommodate adding or removing extra units, i.e., features a plug-and-play characteristic. There are two points to be considered. First, any graphical extension needs to maintain graphical connectivity with a balanced Laplacian matrix. It is noteworthy that adding any bidirectional link would satisfy this requirement. Second, new communication weights need to be adjusted to preserve overall system stability. The design approach for ensuring system stability during organic growth is studied in [22] .
C. Steady-State Performance
The adjacency matrix A assumes to be well designed and provide an asymptotically stable system. Accordingly, for a given reference 
With no loss of generality, one can assume α > 0. It should be noted that all converters share identical reference and output voltages. On the other hand, all voltage controllers include integrators, and thus, stability guarantees that the error inputs to all controllers are zero in the steady state. Accordingly, for all
or equivalently,
One can write (23) in the matrix format
Since the Laplacian matrix is balanced, (1 T L)i pu = 0, which contradicts (25) . This contradiction happens regardless of the polarity of α. Accordingly, the Reductio ad Absurdum technique shows that the initial assumption of α = 0 is incorrect. Thus, α = 0, i.e., the proposed control successfully regulates the output voltage to the reference value.
In addition, with α = 0, (24) implies that Li pu = 0. Since the communication graph contains a spanning tree, λ 1 = 0 is the nonrepeated eigenvalue of L with the associated right eigenvector of 1 [30] . Thus,
where β is a scalar. Equation (26) implies that the per-unit currents reach consensus in steady state, i.e., the control methodology provides proportional load sharing.
V. MISMATCH IN OUTPUT VOLTAGE MEASUREMENTS
In the absence of a master controller, every converter module individually measures its output voltage. This can potentially lead to a mismatch among measured output voltages. The effect of this voltage mismatch on the controller performance is analyzed, and a solution is proposed.
A. Mismatch Sensitivity Analysis
It is usually assumed that the output voltage measurements are identical for all parallel converters. However, in practice, due to A/D conversion errors, differences in components' tolerances and thermal variations, aging, and line impedances, the measurements could be different. To consider this mismatch on the performance of the proposed controller, it is assumed that the measurements are different such that
where v is the actual output voltage and v i and dv i are the measured output voltage and measurement error for the converter i, respectively. Now, assume that the stead-state voltage deviates from the reference value, i.e., v ref − v = α. Similar to Section IV-C, it can be concluded that
As a result,
or in the matrix format,
The vector 1 can be multiplied from left to both sides of (30) , and if the Laplacian matrix is balanced, i.e., 1 T L = 0, then,
Consequently, the actual steady-state output voltage would slightly deviate from the reference point as
Since the communication graph has a spanning tree, L has a simple eigenvalue at zero, and rank(L) = N − 1. As a result, i pu cannot be found solely from (30) . Since the sums of columns of L, and the sum of vector elements on the right side of (32) , are all zero, the last equation is exactly the sum of other N − 1 equations. As a result, the set of N equations can be reduced to a set of N − 1 independent equations as
where L − is an (N − 1) × N matrix with rank(L − ) = N − 1, resulting from excluding the last row of L. Therefore, there is no unique solution to (33) . An additional equation can be derived from the KCL at the load node
The linear independence of (34) from all other equations in (33) needs to be discussed. Since L − has all row sums equal to zero, any linear combination of its rows also has the row sum of zero. However, the row sum of the vector [I (34), is nonzero and thus is linearly independent from the rows of L − . Accordingly, a set of N independent equations can be formed as
Since rank(L 1 ) = N , it is invertible, and thus,
When the dv i s are equal, the per-unit currents would be equal, but the output voltage will slightly deviate from the reference point. Moreover, with unequal dv i s, even the per-unit currents will differ. Equation (36) implies that, when the measurement error is taken into account, the steady-state operating point depends on dv i s, the graph structure, and the rated currents.
B. Cooperative Voltage Measurement
To address the discrepancy caused by the inconformity of voltage measurements, a cooperative voltage averaging method is proposed. This is a distributed method that estimates an average value of all voltage measurements. This average value then replaces local measurements v i for each node in the control policy of Fig. 2 . Fig. 6 shows the proposed averaging policy, where each node calculates an estimation of the average voltage,v i , and relays that to its neighbors on the communication graph. As seen in Fig. 6(b) , the estimator at each node compares its local estimation,v i , with its neighbors',v j , j ∈ N i . The result of this comparison is then augmented as a correction term to the local measurement v i . Accordingly,
where b is the coupling gain between the VE and the CC. It should be noted that the estimator and CC use the same communication graph; however, link weights for the estimator are globally scaled by the fixed coefficient b. The policy of (37) is referred to here as the dynamic consensus protocol. As seen in (37), the local measurement, e.g., v i , is directly fed into the estimation protocol. Thus, in case of any voltage variation at node i, the local estimatev i immediately responds. Then, the change inv i propagates through the communication network and affects all other estimations. By differentiating (37),
Accordingly, one can formulate the global estimator dynamicṡ
T is the voltage measurement vector, which carries the measured voltage of all nodes. Also,
T denotes the voltage estimation vector, which contains the average voltage estimated by all nodes. Equivalently, in the frequency domain,
where V andV are the Laplace transforms of v andv, respectively. Equation (37) implies that v(0) =v(0). Therefore,
where L = bL and H est is the estimator transfer function. Equation (41) expresses the global dynamics of the VEs. If L (or, equivalently, L) is balanced, then all elements ofv converge to a consensus value, which is the true average voltage [34] , i.e., the average of all elements in v. In other words,
where Q ∈ R N ×N is the averaging matrix, whose elements are all equal to (1/N ). x ss expresses the steady-state value of the vector x ∈ R N ×1 . x represents the average of all elements in vector x and thus is a scalar.
Since the estimated average voltage, in the steady state, is equal for all nodes, the voltage mismatch issue is resolved by using the VE, instead of the measured voltage of individual nodes, as shown in Fig. 6(a) .
VI. CASE STUDIES
A multiconverter setup, with four parallel buck converters supporting a resistive load, is prototyped to study the performance of the proposed controller. Fig. 7 shows the setup schematic, where a sparse communication network is spanned among converters to support data exchange. Fig. 8 shows the experimental setup. The converters are identical, except that the first and third converters can carry twice as much current as the second and fourth. System parameters are given in the Appendix.
A dSPACE control board (DS1103) is used to implement the control routines. The communication network is a graph composed of four links (see Fig. 7 ). All links are bidirectional, featuring a balanced Laplacian matrix. Every converter has one control input, the gate signal, and one electrical input, which is a variable ac voltage. The variable ac voltage comes from an autotransformer followed by an isolation transformer for safety purposes. This ac voltage is first converted to dc through a rectifier stage and then given to the buck converter. The output voltage and current measurements of each converter are exchanged with its neighbors via the communication links. The input voltages of the converters are set differently, as given in the Appendix. First, the analytical model in Section III-B is verified with experimental results. Then, the proposed controller is verified for six different cases in two categories.
A. Dynamic Model Verification
Transfer-function matrices G vd and G id are essential to study the dynamic model introduced in Section III-B. Analytical averaging methods do not consider manufacturing tolerances and other nonidealities such as switching losses and parasitic elements. Alternatively, the transfer functions can be found empirically.
To extract the open-circuit transfer functions, parallel converters are initially excited with constant duty ratios chosen to regulate the output voltage at the rated voltage, i.e., v ref = 48 V, and provide a proportional load sharing. Then, a single control input, e.g., d 1 , is perturbed with a low-amplitude signal of a desired frequency. The resulting output voltage and currents are then measured, whose harmonic contents are compared with the perturbed duty ratio to calculate the transfer functions' phase and magnitude. This process is repeated for a wide range of frequency, i.e., 1-5000 rad/s, and different duty inputs. Fig. 9 shows the transfer functions from the duty ratios to the output voltage, i.e., G vd i s. Similarly, transfer functions from the duty ratios d i s to the output currents
To further use such measurements, each Bode plot is represented by an analytical expression. Here, second-order transfer functions are considered for curve fitting, where the least square criteria are used to provide an optimal fitting. Fig. 9 shows a good agreement between the measured and fitted transfer functions.
The global dynamic model in Fig. 5 leads to the voltage and current transfer functions of (19) and (20) . The derived voltage transfer function, K v in (19) , is evaluated in Fig. 10(a) . The same transfer function K v is also experimentally evaluated by perturbing the reference voltage and measuring the resulting output voltage perturbation for various frequencies, which are shown in Fig. 10(a) . This figure shows an excellent agreement between the analytical model and the measured transfer functions, which validates the global model in Fig. 5 . Typically, voltage and current measurements are polluted with line and switching harmonics. Such distortions must be avoided in the control routines, and thus, measurements are properly filtered prior to use in the controllers. Despite the negligible impact of the filters on the global dynamics, studies use a modification of (19) and (20) that includes filter dynamics to provide a more accurate representation of the underlying system.
The global current transfer functions, i.e., the elements of K i , are evaluated in Fig. 10(b) . As seen, the dc gains of the K i 1 and K i 3 are twice as those for K i 2 and K i 4 . This implies that the system properly handles proportional load sharing; the first and third converters carry twice as much current as the other remaining two converters.
B. Controller Performance Validation
The output voltage reference is set to v ref = 48 V when the load resistance is R = 10 Ω. The test is performed in four stages. During 0 ≤ t ≤ 6.5 s, the CC is activated while the VE is disabled. As seen in Fig. 11(a) and (b) , the voltage regulation and the load sharing are perfectly carried out, where the first and third converters carry twice as much current as the other two converters. A priori adjustment of voltage measurement is performed on all converters to ensure equal readings. Consequently, identical voltage measurements can be seen in Fig. 11(b) . Accordingly, the activation of the VE was not necessary for a fine load sharing. Moreover, as seen in Fig. 11(b) , v = v ref at the steady state, and all CC outputs in Fig. 2 became zero. Next, i.e., 6.5 s ≤ t ≤ 22 s, all CCs are disabled. Ideally, with the output of all CCs converged to zero in the last stage, the disengagement of the CC modules should have had no impact on the load sharing if the voltage measurements were perfectly identical. Practically, despite the fine adjustment of voltage measurements, small discrepancies in the readings are unavoidable. Consequently, CC module outputs converge to very small (but not zero) values. Thus, the disengagement of the CC modules affects the local voltage set points, and thus, the currents start to slowly deviate from the proportional load sharing point to a new equilibrium point. This phenomenon can be clearly observed in Fig. 11(a) .
Both CC and VE modules are activated in 22 s ≤ t ≤ 33 s, where small voltage regulation and accurate load sharing is retrieved. Estimated average values are shown in Fig. 11(c) , where a good agreement among all estimations is reported. Unlike the first study, in this stage, outputs of the VEs precisely match, and thus, the outputs of the CC modules converge to zero. The last stage, i.e., t ≥ 33 s, studies the effect of failure in the CC modules when the VE modules are active. At t = 33 s, the CC modules are intentionally disabled. As seen in Fig. 11(a) , the load current is shared proportionally. Comparing this study with the load sharing failure reported in 6.5 s ≤ t ≤ 22 s, one can conclude that the incorporation of the VE modules has led to a more stable load sharing. Although the current sharing is kept satisfactory after t ≥ 33 s, it should be noted that VE modules (without CC modules) cannot provide proportional load sharing; the VE modules can just maintain the load sharing and have no impact on adjusting the currents.
Next, the efficacy of the VE, in the case of mismatch between the measured voltages, is verified. The load and output voltage reference are set the same as in the first scenario. A mismatch of ±1% is intentionally generated in the measured output voltages. Converters 1 and 3 measure the output voltage assuming +1% error, and converters 2 and 4 measure it assuming −1% error. The VE module was initially disabled, and thus, due to the measurement mismatch, discrepancy can be observed in the load sharing [see Fig. 12 
In Fig. 12(a) , the empirical results show an excellent match with the calculated operating points in (44). The VE modules are activated at t = 2.7 s. The actual voltage measurements and the VE outputs are shown in Fig. 12(b) and (c), respectively. All VE outputs successfully track the true average of the voltage measurements and synchronize the voltage feedbacks for all converters. Consequently, the load sharing is successfully recovered [see Fig. 12(a) ].
Controller performance is studied with both CC and VE modules activated, when the load and the reference voltage are subjected to change. Initially, v ref = 48 V, and the load impedance is changed at t = 0.5 s from 10 to 20 Ω and then returned to 10 Ω at t = 4.8 s. Voltage regulation and load sharing are effectively carried out in Fig. 13 . The dynamic response to change in the voltage set point is investigated next in Fig. 14 , where a satisfactory controller performance is observed.
C. Fault Tolerance
The load resistance and the reference voltage are set to 10 Ω and 48 V, respectively, with both CC and VE modules activated. At t = 0.9 s, converter 4 fails, and its current drops to zero. The remaining graph is still connected and balanced. The converter failure disables all cyber links connected to that particular converter and thus reconfigures the communication graph. As seen in Fig. 15(a) , the load current is proportionally shared among the three remaining converters. Converter 4 is plugged back at t = 4 s. Alternatively, the failure of converter 2 is studied at t = 6.7 s. As seen in Fig. 7 , if converter 2 fails, the communication network loses its connectivity. Consequently, poor load sharing is observed in Fig. 15(a) for 6.7 s ≤ t ≤ 9.7 s. The converter is plugged back in at t = 9.7 s, where the load sharing is recovered. It is noteworthy that the underlying communication graph is not an optimal design; it is rather chosen to illustrate how the failure in one node may result in the loss of graphical connectivity. Alternative graphs, such as a circular network, can provide better reliability for the same number of edges.
Next, the failure in communication links is studied. The test conditions are set as those in the previous test. The communication link between nodes 1 and 2 is disabled at t = 1.9 s. The load sharing is shown in Fig. 16(a) , while Fig. 16(b) shows the voltage regulation. As seen, the link 1-2 failure does not have an impact on the system performance since the graph remains connected and balanced.
VII. CONCLUSION
A distributed load sharing method is introduced for parallel dc-dc converters. A local voting protocol for currents is used to adjust local voltage set points and ensure consensus in perunit currents. By comparison, the proposed solution offers improved reliability than the conventional master-slave approach. It also liberates the designer from a priori knowledge of the number of active converters and thus features plug-and-play capability. Mismatch in individual voltage measurements is shown to impair the efficacy of the CCs. Accordingly, the local measurements are replaced with distributed VEs to address this issue. Experimental results demonstrate the efficacy of the proposed controller in voltage regulation and load sharing, as well as its physical-fault and cyber-fault resiliency. 
APPENDIX
The parameters of the four parallel buck converters in Fig. 8 are tabulated in Table I 
The coupling gain between the VE and the CC is b = 2.
